BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Chicago
X-LIC-LOCATION:America/Chicago
BEGIN:DAYLIGHT
TZOFFSETFROM:-0600
TZOFFSETTO:-0500
TZNAME:CDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0500
TZOFFSETTO:-0600
TZNAME:CST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20181221T160903Z
LOCATION:C2/3/4 Ballroom
DTSTART;TZID=America/Chicago:20181115T083000
DTEND;TZID=America/Chicago:20181115T170000
UID:submissions.supercomputing.org_SC18_sess324_post134@linklings.com
SUMMARY:A Locality and Memory Congestion-Aware Thread Mapping Method for M
 odern NUMA Systems
DESCRIPTION:Poster\nTech Program Reg Pass, Exhibits Reg Pass\n\nA Locality
  and Memory Congestion-Aware Thread Mapping Method for Modern NUMA Systems
 \n\nAgung, Amrizal, Egawa, Takizawa\n\nOn modern NUMA systems, the memory 
 congestion problem could degrade performance more than the memory access l
 ocality problem because a large number of processor cores in the systems c
 an cause heavy congestion on memory controllers. In this work, we propose 
 a thread mapping method that considers the spatio-temporal communication b
 ehavior of multi-threaded applications to improve the locality and to redu
 ce the memory congestion on modern NUMA systems. We evaluate the proposed 
 method using NPB applications on a NUMA system. Experiments show that our 
 proposed method can achieve up to 20% performance improvement compared wit
 h locality-based and balance-based methods.
URL:https://sc18.supercomputing.org/presentation/?id=post134&sess=sess324
END:VEVENT
END:VCALENDAR